The Design of Standard Cell VLSI Circuits by Abidin, Randolph L.
University of Central Florida 
STARS 
Retrospective Theses and Dissertations 
1984 
The Design of Standard Cell VLSI Circuits 
Randolph L. Abidin 
University of Central Florida 
 Part of the Engineering Commons 
Find similar works at: https://stars.library.ucf.edu/rtd 
University of Central Florida Libraries http://library.ucf.edu 
This Masters Thesis (Open Access) is brought to you for free and open access by STARS. It has been accepted for 
inclusion in Retrospective Theses and Dissertations by an authorized administrator of STARS. For more information, 
please contact STARS@ucf.edu. 
STARS Citation 
Abidin, Randolph L., "The Design of Standard Cell VLSI Circuits" (1984). Retrospective Theses and 
Dissertations. 4704. 
https://stars.library.ucf.edu/rtd/4704 
THE DESIGN OF STANDARD CELL 
VLSI CIRCUITS 
BY 
RANDOLPH L. ABIDIN 
B.S., Stevens Institute of Technology, 1980 
RESEARCH REPORT 
Submitted in partial fulfillment of the requirement s 
for the degree. of Master of Science 
in the Graduate studies Program 
of the College of Engineering 





There are basically three methods of designing 
very Large Scale Integrated (VLSI) circuits; Gate 
Array, Standard Cell, and Full Custom. The objective of 
this research is to design a VLSI circuit using the 
Standard Cell approach. 
A prime requisite for a successful design of 
these circuits is an integrated Computer Aided 
Design (CAD) system. The chip design requirements for 
an integrated CAD system are developed and their 
interrelationships are presented. 
As VLSI circuits grow in complexity, the problem 
of how to test them becomes more difficult. Two methods 
for testing are defined: 
1. Insertion within the system of which the chip 
is a part, and use of standard system test 
techniques. 
2. Self-test circuitry built into the chip. 
These testing techniques were used in the VLSI circuit 
in this report. 
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INTRODUCTION 
very Large scale Integration, VLSI, refers to 
integrated circuits that have a minimum of roughly 
10,000 transistors . This number can vary somewhat 
depending on your source of information. There are 
basically three ways to design VLSI circuits; either 
gate array, standard cell or full custom layouts can be 
used. 
rt is advantageous to use gate arrays when: 
1. The gate count is low 
2. The quantity required is low 
3. The circuit design is not firm 
4. The turn around time needed is very short 
The advantages of using standard cells appear when: 
1 • The gate count is high 
2 . The quantity required is high 
3. The circuit design is firm 
4. The turn around time needed is short 
2 
The advantages of using full custom layouts are when: 
1. The gate count is very high 
2. The quantity required is very high 
3 . The circuit design is firm and verified 
4. A very long turn around time is acceptable 
In order to design devices of VLSI complexity an 
integrated computer aided design (CAD) system must be 
used. This CAD system consists of specialized computers 
and software to perform the necessary tasks that will 
unburden the designer . As circuit complexities grow, 
the performance of the CAD system must increase in order 
to maintain a sense of order and to help the designer to 
complete the task in a reasonable amount of time. 
Testing is another important issue when designing 
VLSI circuits . The testability must be integrated into 
the initial design and not added on at a later time in 
the design cycle. 
CHAPTER I 
STANDARD CELL VERSUS GATE ARRAY AND CUSTOM 
Organization 
A gate array is a fixed array of cells containing 
transistors and (in some technologies) resistors. Cells 
vary in size depending upon the vendor and technology. 
Each internal cell, however is the same as every other 
internal cell in the array. I/O cells differ from the 
array cells because of drive and input protection 
reasons, but again, all I/O cells are identical. There 
are inefficiencies in gate utilization because of bus 
crossers, and the interconnect problem increases as the 
number of interconnecting gates increase. Large logic 
blocks such as RAM, ROM, and microprocessor cannot be 
implemented in gate arrays. 
Full custom is the classical approach to 
integrated circuit design. The majority of the circuit 
is designed by hand. Full custom has the highest 
transistor density. However, this is a long, error 
3 
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prone process, and it carries the highest development 
risk. 
standard cell designs have some of the features 
of both of the other two methods without their 
drawbacks. Development times comparable to gate arrays, 
and high densities comparable to full custom can be 
achieved using standard cells. standard cells have 
simple (primitive) cells similar to the gate array. In 
addition, there are larger more complex combinations of 
primitives (submacros and macros). These submacros and 
macros have custom interconnect, which contributes to 
their high densities. 
Development Time Comparison 
A comparison of the development 
three methods is shown in Figure 1. 
Figure 1 assumes that the gate array and 
libraries are fully matured and in place. 
times for the 
The data in 
standard cell 
The reduced development time for the gate array 
is because the transistors within the internal cells are 
already processed. The full custom development time is 
excessive due to the uniqueness of each cell. · Each 
5 
transistor cell must be built and verified. 
GATE ARRAYS 8 - 12 weeks 
STANDARD CELLS 10 - 14 weeks 
FULL CUSTOM 9 - 18 months 
Figure 1. Development times for VLSI design. 
Full custom is usually used for high density circuits so 
the transistor count is very high increasing this 
verification time . 
Economic Comparison 
An economic comparison is shown in Figure 2, 
which shows a graph of annual production volume and 
density (transistor count). The figure shows that for 
low quantities and low densities, gate arrays are the 
devices to use. Also, when producing very high 
quantities of very high density devices, full custom is 
6 
to be used. 
Figure 2 shows that whenever the production 
volume is between 20K and 200K at low densities or 
production volume is below lOOOK at high densities the 































To begin the design cycle the designer must be 
intimately familiar with the standard cell library and 
the specifications of each entity. He then proceeds 
with his design based on the available hardware and the 
circuit specification. 
The design cycle flow chart is shown in Figure 3. 
The architecture of the system is designed by the system 
designer with testability in mind. After the 
architecture design is complete, a behavioral level 
simulation is performed to determine whether or not the 
design will do what it was intended to do. If the 
results do not reflect the initial concept, the 
architecture is changed and simulated again. once the 
simulation agrees with the concept, the VLSI designer 
breaks the architecture down to the logic level. 
7 





LOGIC SIMULATION AND 
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Figure 3. Design cycle (continued). 
INCORPORATE TEMPORAL DATA 
IN LOGIC SIMULATION 
RESIMULATE LOGIC 
COMPARE 





END DESIGN CYCLE 
Figure 3. Design cycle (continued). 
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A logic simulator is used for the detailed 
simulation. The delay associated with each device 
reflects the device delay with nominal interconnection. 
The delay may be 1.4 times the actual delay with one 
gate load . This 1 .4 factor is due to an average load 
for each gate of 1.4 loads. once the logic simulation 
is complete, it is compared with the behavioral 
simulation. If they do not correlate, the logic design 
is checked for errors and changed if any are found. If 
the problem is in the behavioral simulation, then the 
hardware is inadequate to support the function. It is 
obviously assumed that the errors in simulation are 
weeded out before these decisions are made. If the two 
simulations do correlate then the physical transistor 
layout is started. 
All of the logical devices used in the logic 
simulation are available or can be built from the 
available standards cells in the standard cell library. 
As the circuit is being laid out, the layout is 
continually being checked for design rule errors. such 
errors include signal paths too close to each other, or 
to active areas of transistors. 
12 
The layout is electrically checked for shorted 
power busses, and open connections. Finally the layout 
is checked against the logic 
the verification proces s 








and capacitances are 
automatically extracted from the layout and used for 
delay calculations. These values are then put into the 
delay statements of the logic simulation model. The 
logic simulation is run again and checked against the 
behavioral simulation. At this point if the simulations 
do not agree they are checked to see if it was the 
behavioral or logic simulation at fault. If it was the 
logic simulation the logic design is approached again. 
rf it was the behavioral simulation, the hardware is not 
adequate and the architecture must be modified. 
If the simulations still agree the simulation 
files are finalized along with the final specifications. 
The layout then goes to pattern generation (PG). 
CHAPTER III 
TESTABILITY 
Two methods of testing VLSI chips are considered 
here: 
1. System level serial scan 
2. self test 
Serial scan 
The circuit in Figure 4 represents a pipelined 
process chip with blocks of combinatorial logic. An 
example of a testability guideline used in the General 
Electric AVLSI program is to include some type of test 
insertion after approximately one thousand gates in the 
data section of the circuit, and after every two hundred 
gates of control logic. 
A serial scan path is shown by the dotted line in 
Figure 4. This test insertion can be achieved by either 
































































































































































































































































































































































test point flip/flop uses a 2:1 multiplexer at its 
input. During test, the test input of the multiplexer 
is selected . under normal conditions, the mission input 
is selected. universal shift registers can also be used 
in the circuit. During test, the registers are set into 
shift mode and behave as a serial in, serial out shift 
register. Under normal conditions, they act as parallel 
in, parallel out registers . If the pipeline delay 
inherent in this test insertion method is unacceptable 
for an application, then just a 2:1 multiplexer or a 
shift register that can be made transparent during 
mission mode can be implemented. 
The chip in Figure 4 is part of a serial loop 
that the system sends a series of test vectors through. 
In test mode, the registers are set in shift mode. This 
allows the test vector to serially scan through the chip 
one bit at a time. The serial scan path in Figure 4 
begins at the output section of the chip and works it 
way towards the input. This is done because of the 
probability of a failure in the scan path itself. If 
the fault were at point "A" in Figure 4 then the logic 
back to that point could be tested by observing the 
outputs. If the scan path began at the input section of 
16 
the chip , no data would make its way beyond point "A" 
and there would be no way o f te l ling what was wrong with 
the chip since no effec t of the test vector could be 
observed at the outputs . 
When the proper test ve c tor is loaded into the 
chip, the system will set t h e c hip back to normal 
operation and then analyze the r e s ults. Th e system is 
responsible for the test vec t or ge neration and also 
analyzing the results . 
Self Te s t 
The self test method consist s of using Built In 
Logic Block Observer (BILBO) t ype reg isters at the input 
and the outputs of the chip . Figure 4 shows that the 
data inputs and outputs use bi l bos. 
There are four mode s o f operation for the bilbo 
that we are concerned with here: 
1. Generate 
2 . Compress 
3 . Paralle l l oad 
4. serial shi f t 
17 
The generate mode causes the bilbo to generate a 
pseudo random number. The bilbo is designed to start at 
a preselected point in the number generating process. 
The compress mode causes the bilbo to accept 
parallel data and compress it for signature analysis. 
When the chip is in normal operation the bilbos 
are set in parallel load mode, and they operate as a 
parallel register. 
When the chip is in serial scan mode the bilbos 
are set into serial mode and they operate as a serial in 
serial out shift register . 
During self test, the input bilbos are in 
generate mode 
mode. After 
while the output bilbos are in compress 
the self test cycle is complete, a 
signature analysis cir.cui t reviews the contents of the 
output bilbos and sets a pass/fail flag. 
CHAPTER IV 
CAD SYSTEM 
A well planned and integrated computer aided 
design (CAD) system is a prime requisite for successful 
design and development of VLSI chips. Without such a 
system, the design cycle time might extend past the 
point of obsolescence of the technology. 
CAD Executive 
some type of CAD executive is needed to set up 
and handle the interfaces for the different tools. 
These interfaces include the interface to the user as 
well as to other tools . 
Two responsibilities of the executive are to 
reformat the output of one tool to feed another, and to 
reformat a tool for use on another ~omputer. This 
eliminates human intervention and risk of error. The 
executive can do all of the file redirection and 




These tools include: 
1. Schematic entry and editor program 
2. Behavioral simulator 
3. Logic level simulator 
4. Transistor level simulator 
5. Simulation comparator 
6. Routing program 
7. Layout entry and editor program 
8. Design rule checking program 
9. Electrical rule checking program 
10. Logic to layout checking program 
11. Temporal characteristics extraction program 
Simulation 
The executive can query the designer as to what 
is to be done with the output of a simulation. The 
executive may then proceed to compare the results with, 
or use them as stimuli for, another simulation. 
There are instances where the executive can make 
decisions for the designer. The source file for a TEGAS 
simulation has a ".TDL" extension on the end, while a 
simulation stimulus file has a ".SIM" extension. The 
20 
de signer simply e n ter s the file name and extension and 
the executive wi ll decid e whether it should compile or 
run a simulation . 
After 
f i 1 e ( . TDL) , 
a change is made in the description 
the file mu s t be recompiled. Normally the 
designer must decide which modules and submodules of 
that description file were chang ed so they can also be 
recompiled. If there are severa l of these modules and 
submodules, there is a possibility of forgetting to 
recompile all that are nece ssary . The executive can 
check to see which module s a nd submodules need to be 
recompiled . This is done by c hecking the date 
associated with the submodul es. If a module inside of 
the description file is out of date with respect to its 
submodules then the module must be updated. 
Another common mist a ke made by designers is that 
when a file is recomp i l e d , it is not relinked. When the 
simulation is r u n agai n it uses the old executable code. 
This can be a v ery costly error. Before running a 
simulat i o n t h e exec u ti ve checks the date of the object 
file a nd the exe cutable file to see if the dates 
correlate . If they do not, then the executive updates 
all out of date files. 
21 
Interfacing Tools 
Not all CAD systems are totally resident on one 
computer . This requires some form of computer interface 
for the tools. The executive needs to handle the 
interfaces and communication among all the computers. 
An example would be the case in which a graphics layout 
on a (CALMA) graphics system is to be checked by one of 
the verification programs resident on a (VAX 11/780) 
general purpose computer. The designer simply enters 
the command on the graphics computer to verify. The 
executive outputs the layout file to the general purpose 
computer in the proper format , runs the verification 
program, sends the results back to the graphics computer 
in the proper format, and leaves a message for the 
designer to alert him that the job is complete. 
CHAPTER V 
SIMULATORS 
Simulators are used to test the design in 
software before any expenditures for hardware are 
incurred. The prohibitive costs associated with silicon 
processing dictate the simulation of the hardware. 
Today's simulators simulate the actual hardware very 
closely. Some VLSI vendors guarantee working silicon 
once the simulations work. 
Behavioral and Gate Level Simulators 
The simulation cycle starts with a high level 
description, behavioral, to prove that the architecture 
works. Next a logic design is generated and simulated 
at the gate level. At the time that the standard cells 
are originally made, a transistor level analysis is 
performed to extract parasitics and detailed timing 
information for the gate level simulation. 
22 
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once the logic simul at i on is complete, detailed 
layout is performed . If a certain area of the logic is 
felt to be very firm , the l a yout can begin before the 
logic simulation is completed . Also, the logic level 
simulation is compared to the be havioral simulation. 
This assures that the archi t e ct and the logic designer 
have the same circuit in mind . At t he same time the 
silicon is being laid out , the paras i tics are extracted 
from the graphic layout . The paras i t i cs are added to 
the timing figures of the logi c s imulator. The results 
of the behavioral level simula t ion are again compared to 
the results of the logic s imulator. This process 
continues until the layout i s complete and the 
simulations agree. 
Examples of both type s of simulators will be used 
to simulate the four bit r ipple adder circuit in 
Figure 5 . The behaviora l s y ntax for an ISPS simulation 
is shown in Figure 6. The gate level syntax for a TEGAS 
simulation is shown in Fi gure 7. 
one can s ee the i nc reased detail involved in the 
TEGAS simul a tion as compared to ISPS. The high level 
ISP S s i mulation r uns faster than the detailed TEGAS 
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Fi gur e s. Gate level schematic of a ripple adder. 
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main adder := 
begin 
carry in 
first 4 bit operand 
second 4 bit operand 
25 
five bit resul t contain ing the sum and 
carry- out bits 
result = a + b + Cin next 
end 
end 
Figure 6. ISPS code for ci r cuit in Figure 5. 
module: ripple-adder/primitive/l/directory ; 
inputs: AO, Al, A2, A3, BO, Bl, B2, B3, Cin; 
outputs: SO, Sl, 82, 83, Cout; 
description: this is a ripple adder; 
delays: xor/2/, or/l/, and/l/; 
define: 
end 
xorl(nl) = xor(AO, BO); 
xor2(SO) = xor(Cin, nl); 
andl(n2) = and(AO, BO); 
a n d 2 ( n 3 ) = and ( C in , nl ) ; 
orl(n4) = or(n2, n3); 
xor3(n5) = xor(Al, Bl); 
xor4(Sl) = xor(n4, nS); 
and3(n6) = and( Al, Bl); 
and4 ( n7) = and(n4, nS); 
or2(n8) = or(n6, n7); 
xors ( n9) = xor(A2, B2}; 
xor6(S2) - xor(n8, n9} ; 
andS(nlO) = and ( A2, B2); 
and6(nll) = and(n8, n9) ; 
or3(nl2) = or(nlO, 11); 
xor7(nl3) = xor(A3, 83) ; 
xor8 ( S3) = xor(nl2, nl3); 
and7(nl4) = and(A3, 83) ; 
and8(nl5) = and(nl2, nl3); 
orl(Cout) = or(nl4, nlS); 
module; 
Figure 7. TEGAS code for circuit in Figure 5. 
26 
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design conc ep t help s to unburden the computer resources. 
After the architec t ure i s verified with ISPS, the 
detailed design and TEGAS simulation follows. The use 
of the high level simulat i on (ISPS) does not come 
without consequences . The two simulator formats are 
very different . This ope ns the door for error in 
building the same circuit i n bo t h simulators. The ISPS 
format allows variable leng t h r e g isters for signals 
whereas each signal must be e xplicitly declared in 
TEGAS . 
Behavioral to Gate Le ve l Comparison 
An attempt to compare t he s e two simulations was 
undertaken by the General Ele c tric Company. A set of 
programs were writ t en t o e x t r act data from the ISPS 
simulation and use it to s t imulate the TEGAS simulation 
and then compare the r esults. The comparator, 
CIT ( " Compare ISPS to TEGAS"), consists of several 
program module s that int eg rate the ISPS and TEGAS. The 
ISPS descrip t ion i s used to set the controls for the 
signal i n terfac e . The ripple adder ISPS code, to be 
u sed with CIT, is shown in Figure 8. 
28 
TEGA8 equ i val e nt sig nal names are associated with 
the I8P8 names . CIT generates a signal name map, and 
then uses the I8P8 s imula t i on file to generate test 
vectors that correlate t o the I8P8 stimuli. CIT runs 
both simulators and report s o nl y differences between the 
two results . 
adder ( 
main adder : = 
begin 
Cin<> f t e g as: CinJ, 
a<3 : 0> f t eg as: A3, A2, Al, AOJ, 
b<3 : 0> ftega s: B3, B2, Bl, BOJ, 
result<4 : 0> f t egas: Cout, 83, 82, 81, 801 ) 
result = a + b + Ci n ne x t 
end 
end 
Fig ure 8 . I 8P8 c ode for use in CIT. 
CHAPTER VI 
LAYOUT WITH STANDARD CELLS 
Layout Interconnect 
After the simulation verification, and no custom 
layout is necessary , the standard cells are connected 
together by PLINT, an 
".TCF" (TEGAS circuit file) 
description file. The ".TCF" 
program with the necessary 
autorouter program. A 
is created from the TEGAS 
file supplies the PLINT 
interconnect information. 
PLINT places and interconnects the standard cells. This 
process is done with adherence to the process design 
rules incorporated into the router. If the resultant 
layout is not the optimal physical shape for the 
circuit, the designer can specify the initial placement 
of the cells, and the router will continue the process 
from there. The router will compact the layout as much 
as it can without violating any design rules. The 
router will also increase the size of the layout if the 
initial placement did not allow enough room. 
29 
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Generate Silicon Layout 
If cus t om layout is needed, the next step is to 
layout , on a gra phi cs system, the physical transistors 
that make up a standard cell. A primitive is the most 
basic cell in the s tand a rd cell library. Figure 9 shows 
the transistor layout and electric symbols for an 
inverter primitive . The relative sizes of the P-type 
and the -type transistors are 
symmetry . Figure 9 s hows 
selected for switching 
the standard size (lx) 
primitive . When large loads must be driven, larger 
transistors (2x, 3x , ... , where 2x means twice the size 
of the lx, 3x means three times, etc .•.• ) are used. 
However , the relative s ize s of the P-type and N-type 
transistors remain the same . 
A maximum number o f loads for one driver for a 
1 . 25 CMOS process i s f our. When more than four loads of 
the same type ( lx or 2x •.• ) load a single driver, the 
driver should be upgra d ed to the next higher size. As a 
rule of t humb , the 2x drivers can drive eight lx loads, 
fo u r 2x load s o r two 4x loads. 
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Fig~re 9. Silicon layout of an inverter primitive. 
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The next l e v e l of standardization is the 
submacro . The s ubmacro is a combination of several 
primitives connected toge ther. Figure 10 shows a D-type 
flip/flop submacro . When many primitives and/or 
submacros are connected t ogether, the result is called a 
macro . There is no c l e ar cut definition of these 
different levels of s t and ardi zation in terms of 
primitive count . Generally , s u bmacro s are considered to 
have less than six to eight p rimitives. 
The highest level of standardization is the 
macro. The level of compl e xity of the macro can be 
compared to the TTL MSI and LSI log ic families. once 
the standard cell library i s built up to the macro 
level, the system designer ca n p r o ceed to design his 
system effectively. 
When the VLSI de s ig ner is building the circuit on 
a graphics computer , he must be aware of the design 
rules restricting the p lacement of the standard cells. 
For example , s ignal paths must be a minimum distance 
apart , edges of diffe rent implant layers must be a 
minimum dist anc e apart, P-WELLS must connected to the 
s ubstra t e , e tc. A 1.2 micron CMOS 
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compresses t h e size of the circuit layout to maximize 
performance . When the layout is not restricted by the 
minimum path width de s ign rule, the width of the path is 
increased to lower the resistance. Another design 
technique is to use severa l contacts whenever possible 
when interconnecting impl ant layers. This is because of 
the high interlayer conta c t resistance. 
Transistor Level Timing 
SPICE appears to be t h e most widely accepted 
transistor level simulator i n t h e industry. During 
logic design the critical path of the circuit is 
identified . Because of t h e mammoth computations 
necessary for any relatively large circuit, only the 
critical paths are simulated in SPICE. 
The circuit extraction program, CELCAP, is used 
to estimate the t empor a l characteristics of the critical 
paths of the c i rc u i ts. The program extracted the node 
capacitances usi ng the 1.25 process parameters, and 
generated a t rans i sto r description file using the data 
from the standard cell primitives. The program does not 
y e t calculate the resistance of the signal runs. The 
path resistances are presently calculated by hand, using 
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the process parameters and measuring the path lengths. 
A simple RC network is then inserted into the transistor 
description file by the designer. The temporal 
characteristics of the critical paths are examined and 
inserted into the logic level description file. CELCAP 
is presently being updated to include resistance values. 
The logic is resimulated using the newly 
extracted parameters. The results of the simulation are 
checked to see if the original specifications are still 
met. The logic simulation is again compared to the 
behavioral simulation to assure consistency. 
CHAPTER VII 
LAYOUT VERIFICATION 
Layout Design Rule Verification 
Numerous programs are available that check for 
design rule errors (DRC) in the layout. This process 
should be done as the circuit is being laid out. These 
DRC programs can be run in a background mode. This will 
allow the designer to submit the DRC at the end of his 
work session and walk away. He then comes back at a 
later time and reviews the errors found by the program. 
The layout sessions should be as short as can be 
tolerated between DRC runs. A designer who has worked 
days on a circuit may find out from the results of the 
DRC run that because of one design rule error, the 
circuit must be completely reworked. 
There are DRC programs available to be run on the 
graphics system that the layout was generated, or on a 
general purpose computer. These programs are very user 
friendly. once the DRC programs are installed on the 
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system , the designer s impl y gives the name ~f the layout 
file . All of t he desig n r u les are numbered. When the 
DRC finds an error for a particular design rule, it 
opens an error file a nd places an outline over the 
coordinates where the error i s located in the layout. 
It then names that error file the same name as the error 
number that it violated . Th is i s a significant help to 
the designer because of the nwne r ous design rules. When 
there are no errors found in t he layout, some DRC 
programs place a large piece of text that says "EMPTY 
STRUCTURE'', indicating that t h e r e are no errors. 
Layout to Simulation veri fication 
Any time there is human interaction there is a 
certain amount of risk a s sociated with it. Following 
circuit paths on a colore d graphics terminal or a 
colored plot is tedious and very time consuming. A 
method of automa t ing t he logic to layout checking has 
significant advantages. The program, TRACE, is used to 
compare the layout t o the logic level description file. 
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For these comparisons, the primitives, submacros, 
and macros must have some way of identifying their I/O. 
When the primitives, submacros, and macros are designed 
they have identification text placed on the I/O nodes. 
A standard set of names are used for common circuit 
names (ie. elk, clr, d, Q). These names are used by 
the designer when doing the logic design. Logic to 
layout verification should also be done as often as can 
be tolerated by the designer. A logic error in the 
layout may cause the layout to change dramatically. 
Electrical Rule verification 
An electrical rule checker (ERC) is used to check 
for open or shorted power busses, and nodes without any 
connections. 
During layout the power busses are labeled in the 
format required by ERC. The program then checks for 
shorted VDD nodes to ground and unconnected or 




Before the mask production can be started, the 
graphic layouts must be reformatted for use on a pattern 
generation (PG) machine. The layers of the graphic 
layout must be converted from the present polygonal form 
to a fractured set of rectangles. A PG tape contains 
the necessary data for mask generation. A mask is 
generated for each of the layers of the process. 
CHAPTER VIII 
CONCLUSION 
Each chapter of this report can be expanded to a 
report in itself. The goal of this report is to address 
the design of VLSI circuits using standard cells, and to 
familiarize the reader with the steps involved in the 
process. 
The CAD system outlined in this report is the 
present CAD system used in the AVLSI program at the 
General Electric Company . It is in its infancy stage 
and needs significant enhancements if the AVLSI program 
is to be successful. Levels of hierarchy need to be 
incorporated into the CAD tools in order to expedite the 
design cycle. In simulation, once a circuit is 
verified, a symbol can be generated that has the same 
characteristic as the original circuit but with less 
will shorten the simulation time. detail. 
Hierarchy 
This 
is especially needed in the layout 
verification task. At the chip level (approximately 
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lOOK transistors ) i t i s not ne cessary to DRC, ERC or 
TRACE the macros or submacros s i nce they were done at a 
lower level . only the interconnect and custom glue 
logic will be checked . 
The VLSI circuit designed here is presently in 
the logic design stage . Approx imately 90% of the CAD 
tools are installed, and t he CAD executive is 
operational. Two weeks of logi c design and schematic 
capture will be done by the de s i gner. The executive 
will automate the rest of t he t a sks prov ided there are 
no custom cells to be designed . Thi s will bring the 
completion date to within 5 weeks. 
Although this research r e p o r t r epresents only one 
member's effort ( of a f ive member team); upper 
management of the General Electric Company has concluded 
that a VLSI capability to support new product 
development is required to r emain competitive. 
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